Synthesis-for-scan and scan chain ordering
نویسندگان
چکیده
Designing a testable circuit is often a two step process. First, the circuit is designed to conform to the functional specifications. Then, the testability aspects are added. By taking the test strategy into account during the synthesis of the circuit, the overhead due to the test features can be reduced. We present a synthesis-for-scan procedure, called beneficial scan, that orders the scan chain(s) during logic synthesis to minimize the area and performance overhead due to the scan-path by sharing the functional and the test logic. The results show that circuits synthesized with beneficially-ordered scan chains consistently have smaller area and are easier to route than circuits with traditional MUXed flip-flop scan-paths.
منابع مشابه
Efficient Scan Chain Design for Power Minimization During Scan Testing Under Routing Constraint
The full-scan design is considered to be the best DfT discipline [1]. It can be automated using commercially available design tools. Over the years, it has gained widespread acceptability in system design environments and is now commonly used to test digital circuitry in integrated circuits or System-on-Chip cores. However, scan-based architectures are expensive in power consumption as each tes...
متن کاملA Proposal for Routing-Based Timing-Driven Scan Chain Ordering
Scan chain insertion can have large impact on routability, wirelength and timing. We propose a routing-driven and timing-aware methodology for scan insertion with minimum wirelength. We take into account timing slacks at all sinks that are affected by scan insertion, to achieve a scan chain ordering that meets timing and has smallest wirelength. For the case where sink timing is not met, we als...
متن کاملPartial Scan Selection for User-Speci ed Fault Coverage
With current approaches to partial scan, it is di cult, and often impossible, to achieve a speci c level of fault coverage without returning to full scan. In this paper, we introduce a new formulation of the minimum scan chain assignment problem and propose an e ective covering algorithm and test sequence generator SCORCH (Scan Chain Ordering with Reduced Cover Heuristic) to solve it. SCORCH us...
متن کاملSynthesis-for-Scan and Scan Path Ordering
Designing a scannable circuit is typically a two-step process. The circuit is first designed to meet the functional specifications, without taking the scan path into consideration. The circuit is then analyzed, and the scan path is inserted based on this analysis. When the scan path is considered during the synthesis of a circuit rather than after the synthesis, the overhead due to the scan pat...
متن کاملMultiple Scan Chain Design Technique for Power Reduction during Test Application in BIST
Multiple scan chain has been used in DFT (design for test) architectures primarily to reduce test application time. Since power is an emerging problem, in this paper, we present a design technique for multiple scan chain in BIST (Built-In Self Test) to reduce average power dissipation and test application time, while maintaining the fault coverage. First, we partition the scan chain into a set ...
متن کامل